

IN THE CLAIMS:

1 1. (Previously presented) An error detection system for a clock signal comprising:
2 a first counter that receives and counts the clock signal,
3 a phase-locked loop circuit that receives the clock signal and outputs a second
4 clock signal,
5 a second counter that receives and counts the second clock signal,
6 a comparator that receives and compares the outputs of the first and the second
7 counters, and
8 an error output from the comparator that is true when the counts of the first and
9 second counters are unequal.

1 2. (Previously presented) The error detection system as defined in claim 1 further
2 comprising a second output from the comparator that indicates which counter contains a
3 higher count.

1 3. (Original) The error detection system as defined in claim 1 further comprising
2 means for resetting the counters synchronized to the successful capture of the clock sig-
3 nal by the PLL.

1 4. (Previously presented) The error detection system as defined in claim 1 further
2 comprising:

3 a sender that sends data and the clock signal, the clock signal defined as a for-
4 warding source synchronous clock signal, and
5 a receiver latch that accepts and latches the data therein with the forwarding
6 clock.

1 5 (Original) A method for detecting clock signal errors comprising the steps of:
2 a first counting of the first clock signals,
3 providing a second clock signal with a frequency that is locked to the average fre-
4 quency of the first clock signal,
5 a second counting of the second clock signals,
6 detecting a difference between the first and the second countings, and
7 signaling an error therewith.

1 6. (Original) The method as defined in claim 5 further comprising the step of: sig-
2 nalling which counting is higher.

1 7 (Previously presented) The method as defined in claim 5 further comprising the
2 step of synchronizing the two countings.

1 8. (Original) The method as defined in claim 5 further comprising the steps of:
2 sending data and the clock signal, wherein the clock signal is a forwarding source
3 synchronous clock signal,

4 receiving the data, and
5 latching the data with the forwarding clock signal.

1 9. (Previously presented) A system for detecting errors in a first clock signal, the
2 system comprising:

3 means for counting the first clock signal,
4 means, responsive to the first clock signal, for generating a second clock signal,
5 means for counting the second clock signal,
6 means for comparing the count of the first clock signal with the count of the sec-
7 ond clock signal, and
8 means for generating an error when the count of the first clock signal differs from
9 the count of the second clock signal.

1 10. (Previously presented) The system of claim 9 wherein
2 the first clock signal has an average frequency, and
3 the second clock signal is locked to the average frequency of the first clock signal.

1 11. (Previously presented) The system of claim 9 wherein
2 the first clock signal has a plurality of rising edges and a plurality of falling edges,
3 and
4 the means for counting the first clock signal counts one of the rising and falling
5 edges.

1 12. (Previously presented) The system of claim 9 wherein
2 the first clock signal has a plurality of rising edges and a plurality of falling edges,
3 and
4 the means for counting the first clock signal counts both the rising and falling
5 edges.

1 13. (Previously presented) The system of claim 10 wherein the means for generat-
2 ing a second clock signal includes a phase lock loop (PLL) circuit.

1 14. (Previously presented) The system of claim 9 further comprising means for
2 determining whether the count of the first clock signal is higher or lower than the count
3 of the second clock signal.

1 15. (New) The system of claim 14 wherein the means for generating a second
2 clock signal includes a phase lock loop (PLL) circuit.

1 16. (New) The system of claim 14 wherein
2 the first clock signal has an average frequency, and
3 the second clock signal is locked to the average frequency of the first clock signal.